Loren Data Corp.

'

 
 

COMMERCE BUSINESS DAILY ISSUE OF MARCH 11,1997 PSA#1799

Commercial Acquisition Department, Bldg. 11, Naval Undersea Warfare Center Division, Newport, Code 59, Simonpietri Dr., Newport RI 02841-1708

70 -- SIGNAL PROCESSING BOARDS SOL N66604-97-R-1927 DUE 042597 POC Contact L. Brazil, Contracting Officer at (401) 841-2442, X283. FAX (401)841-4820. WEB: Naval Undersea Warfare Center Division, Newport, http://www.npt.nuwc.navy.mil/contract/. E-MAIL: Lisa Brazil, Contracting Officer, brazil@code59.npt.nuwc.navy.mil. The Naval Undersea Warfare Center, Division Newport intends to procure on a firm fixed price, brand name or equal basis the following: CLIN 0001 -- 66 Spectrum Octal TMS 320C40 Signal Processing Boards with a two year warranty consisting of 66 each TMS320 Motherboard Model, #CV4 600-01590 and 264 each Dual TMS32C40 TIM Module, Part #600-02144 (or Equal); CLIN 0002 -- Development Software and Emulation Support. Salient Characteristics/Configuration Requirements: 0001- VME motherboard shall be impleme nted on a single slot, 6U VME card; must be configured with 8 Texas Instruments TMS320C40 50 MHz digital signal processor configured on 4 Texas Instruments modules; must provide drivers to allow either (ADC and DAC) or 1 communication port from each TIM to be routed to the P2 connector; shall provide interrupt synchronization between processors; must have a minimum of 2 communications port per pair of C40 processors routed to the front panel; shall be equipped with 32K x 8 bit EEPROM to provide program an d boot capability and Module -ID; will allow external synchronization with a pulse TTL waveform with a minimum pulse width of 1microsec; shall be equipped with a minimum of 64K x 32 bit 0 wait-state Static Random Access Memory (RAM); must provide a JTAG scan path to the front panel; must be capable of being reset from the front panel without resetting the VME bus backplane. The following Analog and Digital Input/Output capabilities must be implemented on the motherboard or an attached daughterboard such th at the single width VME requirements stated above are maintained: each pair of THS320C40 processors must be provided a minimum 14 bit, 250 kHz Analog to Digital Converter (ADC) and 12 bit, 100 kHz Digital to Analog Converter (DAC); the ADC must maintain 80 dB of dynamic range through to the DSPs; the ADC oscillator must have a selectable source from either a C40 timer or onboard programmable oscillator, or an external oscillator (P2 connector); both the ADC and DAC must have a dedicated path to the pair of DSPs, they shall not be routed through a data bus or communicators port which is common to outside memory or the VME bus. 0002 Development Software and Emulation Support: driver software compatible with Force 2CE controller (SUNOS 4.1.3); C callable library which include standard control software allowing interruption and resetting of each C40, downloading of executable code and data, and uploading of data; full TI DB40 debugging capabilities via the SUN SPARC controller with no external emulation hardwa re required. This requirement is being processed under simplified procedures. Delivery required 30 days after contract award. FOB Destination at NUWC Division, Newport, 100% small business set-aide. SIC code 3577, 1000 employees. Requests for the solicitation may be faxed to the attention of Lisa Brazil, fax number (401) 841-4820. (0065)

Loren Data Corp. http://www.ld.com (SYN# 0449 19970311\70-0003.SOL)


70 - General Purpose ADP Equipment Software, Supplies and Support Eq. Index Page